Name
Abstract | ||
|---|---|---|
Runtime verification employs dedicated hardware or software monitors to check whether program properties hold at runtime. However, these monitors often incur high area and performance overheads depending on whether they are implemented in hardware or software. In this work, we propose DHOOM, an architectural framework for runtime monitoring of program assertions, which exploits the combination of a reconfigurable fabric present alongside a processor core with the vestigial on-chip Design-for-Debug hardware. This combination of hardware features allows DHOOM to minimize the overall performance overhead of runtime verification, even when subject to a given area constraint. We present an algorithm for dynamically selecting an effective subset of assertion monitors that can be accommodated in the available programmable fabric, while instrumenting the remaining assertions in software. We show that our proposed strategy, while respecting area constraints, reduces the performance overhead of runtime verification by up to 32% when compared with a baseline of software-only monitors.
|
Year | DOI | Venue |
|---|---|---|
2019 | 10.1145/3316781.3317799 | Proceedings of the 56th Annual Design Automation Conference 2019 |
Keywords | Field | DocType |
Design-for-Debug Hardware, Runtime Monitoring | Computer science,Reuse,Assertion,Architecture framework,Runtime verification,Exploit,Software,Computer hardware,Multi-core processor,Debugging | Conference |
ISBN | Citations | PageRank |
978-1-4503-6725-7 | 1 | 0.36 |
References | Authors | |
0 | 8 | |
Name | Order | Citations | PageRank |
|---|---|---|---|
| Neetu Jindal | 1 | 6 | 1.48 |
| Sandeep Chandran | 2 | 7 | 3.18 |
| Preeti R. Panda | 3 | 79 | 14.63 |
| Sanjiva Prasad | 4 | 301 | 40.04 |
| Abhay Mitra | 5 | 1 | 0.36 |
| Kunal Singhal | 6 | 1 | 0.36 |
| Shubham Gupta | 7 | 278 | 27.57 |
| Shikhar Tuli | 8 | 46 | 3.78 |