Name
Title | ||
|---|---|---|
Evaluating The Highly-Pipelined Intel Stratix 10 FPGA Architecture Using Open-Source Benchmarks |
Abstract | ||
|---|---|---|
Intel® Stratix® 10 FPGAs offer a novel architectural feature called HyperFlex that enables an extreme degree of pipelining resulting in up to 1GHz clock frequencies. Prior work has evaluated HyperFlex on pre-production Stratix 10 FPGAs using internal designs not accessible to the general public. This paper presents an updated evaluation of HyperFlex on the latest publicly-available production Stratix 10 FPGA using open-source benchmarks. In particular, our evaluation started with seven RTL designs from existing open-source projects, carefully chosen to capture a variety of architectures (simple pipeline to pipeline with loop/M20Ks/DSPs) implementing well-known functions such as crypto, math, and image processing. An FPGA developer who was not an expert in HyperFlex then spent around 250 engineering hours to develop 24 optimized versions of these designs, following the Intel Stratix 10 FPGA HyperFlex optimization guide. Those optimized designs run at 400MHz to 850MHz. In this paper, we describe the optimizations, efforts, and results. Upon publication, those optimized designs will be open-sourced and published in GitHub. |
Year | DOI | Venue |
|---|---|---|
2018 | 10.1109/FPT.2018.00038 | 2018 International Conference on Field-Programmable Technology (FPT) |
Keywords | Field | DocType |
FPGA,Stratix 10,HyperFlex,Optimization | Stratix,Pipeline (computing),Computer architecture,Computer science,Parallel computing,Field-programmable gate array,Image processing,Fpga architecture | Conference |
ISBN | Citations | PageRank |
978-1-7281-0215-3 | 2 | 0.42 |
References | Authors | |
6 | 4 | |
Name | Order | Citations | PageRank |
|---|---|---|---|
| Tian Tan | 1 | 3 | 2.11 |
| Eriko Nurvitadhi | 2 | 399 | 33.08 |
| David Shih | 3 | 2 | 0.42 |
| Derek Chiou | 4 | 718 | 48.97 |