Name
Title | ||
|---|---|---|
MLP+NeuroSimV3.0: Improving On-chip Learning Performance with Device to Algorithm Optimizations |
Abstract | ||
|---|---|---|
On-chip learning with compute-in-memory (CIM) paradigm has become popular in machine learning hardware design in the recent years. However, it is hard to achieve high on-chip learning accuracy due to the high nonlinearity in the weight update curve of emerging nonvolatile memory (eNVM) based analog synapse devices. Although digital synapse devices offer good learning accuracy, the row-by-row partial sum accumulation leads to high latency. In this paper, the methods to solve the aforementioned issues are presented with a device-to-algorithm level optimization. For analog synapses, novel hybrid precision synapses with good linearity and more advanced training algorithms are introduced to increase the on-chip learning accuracy. The latency issue for digital synapses can be solved by using parallel partial sum read-out scheme. All these features are included into the recently released MLP + NeuroSimV3.0, which is an in-house developed device-to-system evaluation framework for neuro-inspired accelerators based on CIM paradigm.
|
Year | DOI | Venue |
|---|---|---|
2019 | 10.1145/3354265.3354266 | Proceedings of the International Conference on Neuromorphic Systems |
Keywords | Field | DocType |
Benchmark simulator, NeuroSim, neuromorphic computing, nonvolatile memory, on-chip learning, synaptic devices | Nonlinear system,Latency (engineering),Computer science,Linearity,Algorithm,Neuromorphic engineering,Non-volatile memory | Conference |
ISBN | Citations | PageRank |
978-1-4503-7680-8 | 0 | 0.34 |
References | Authors | |
0 | 3 | |
Name | Order | Citations | PageRank |
|---|---|---|---|
| Yandong Luo | 1 | 3 | 2.75 |
| Xiaochen Peng | 2 | 61 | 12.17 |
| Shimeng Yu | 3 | 490 | 56.22 |