Name
Abstract | ||
|---|---|---|
With today's development and expansion of networks and internet-connected devices, information security is an issue of increasing concern. Confidentiality is one of the focuses in network security for digital communication systems, where large data blocks go through a cryptographic algorithm with a cipher key that increases the security and complexity of the output ciphertext. For the past several years, multiple security algorithms have been developed and utilized in the data encryption process, such as the Data Encryption Standard (DES), Triple Data Encryption Standard (3DES), and the current one, designated by the U.S. National Institute of Standards and Technology (NIST), the Advanced Encryption Standard (AES). AES is a symmetric encryption algorithm that has a minimum input data block size of 128-bits which undergo a series of permutations, substitutions, and digital logic operations over several rounds. Encryption algorithms are always improving on ciphertext complexity, required hardware storage allocation, and execution time. Field Programmable Gate Arrays (FPGA's) are a hardware alternative for encryption algorithm implementation because, although the logic units in it are fixed, the functions and interconnections between them are based on the user's design which allow for improvement. The research presented focuses on the development and analysis of an efficient AES-128 Mix Columns algorithm implementation, utilized in the data block encryption rounds, on an Altera Cyclone IV FPGA using the Intel Quartus II software and Verilog Hardware Description Language. |
Year | DOI | Venue |
|---|---|---|
2019 | 10.1109/ICDIS.2019.00042 | 2019 2nd International Conference on Data Intelligence and Security (ICDIS) |
Keywords | Field | DocType |
Cryptography,AES Encryption,Rijndael scheme,FPGA,Cyber Security,Intel Quartus | Symmetric-key algorithm,Cryptography,Advanced Encryption Standard,Computer science,Block (data storage),Field-programmable gate array,Information security,Encryption,Ciphertext,Embedded system | Conference |
ISBN | Citations | PageRank |
978-1-7281-2081-2 | 0 | 0.34 |
References | Authors | |
0 | 3 | |
Name | Order | Citations | PageRank |
|---|---|---|---|
| Aaron Barrera | 1 | 0 | 0.34 |
| Chu-Wen Cheng | 2 | 0 | 0.34 |
| Sanjeev Kumar | 3 | 2727 | 139.04 |