Name
Title | ||
|---|---|---|
A Self-Calibrated 16-GHz Subsampling-PLL-Based Fast-Chirp FMCW Modulator With 1.5-GHz Bandwidth |
Abstract | ||
|---|---|---|
This article presents a 16-GHz frequency-modulated continuous-waveform (FMCW) modulator for radar applications in 28-nm CMOS. A two-point modulation technique is applied to reach a fast-chirp operation. A digital-to-time converter (DTC)-based subsampling phase-locked loop (PLL) is implemented to eliminate the power and noise from the frequency divider. Compared with the conventional delta–sigma division ratio-modulated PLL, this article presents an FM modulator with a finer loop-time resolution that lowers the quantization noise and improves the chirp FM accuracy. A voltage-driven analog varactor enables a programmable chirp bandwidth up to 1.5 GHz. The frequency-digital to analog converter (FDAC) nonlinearity is pre-distorted by an on-chip calibration engine. This FMCW modulator chirps 1.5-GHz bandwidth within
<inline-formula xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink"> <tex-math notation="LaTeX">$10~\mu \text{s}$ </tex-math></inline-formula>
. The corresponding root-mean-square (rms) frequency error is 230 kHz, which is less than 0.015% of the chirp bandwidth. |
Year | DOI | Venue |
|---|---|---|
2019 | 10.1109/JSSC.2019.2941113 | IEEE Journal of Solid-State Circuits |
Keywords | Field | DocType |
Chirp,Frequency modulation,Phase locked loops,Radar,Voltage-controlled oscillators,Bandwidth | Phase-locked loop,Frequency divider,Computer science,Electronic engineering,CMOS,Modulation,Bandwidth (signal processing),Chirp,Frequency modulation,Varicap | Journal |
Volume | Issue | ISSN |
54 | 12 | 0018-9200 |
Citations | PageRank | References |
3 | 0.38 | 0 |
Authors | ||
4 | ||
Name | Order | Citations | PageRank |
|---|---|---|---|
| Qixian Shi | 1 | 32 | 5.91 |
| Keigo Bunsen | 2 | 73 | 7.56 |
| Nereo Markulic | 3 | 52 | 9.29 |
| Jan Craninckx | 4 | 756 | 181.43 |