Abstract | ||
---|---|---|
A new low-voltage low-power class-AB second generation voltage conveyor (VCII) is presented. The proposed circuit is based on an improved class-AB flipped voltage follower (FVF) designed by adding a simple negative feedback loop to the conventional class-AB circuit. This modification ensures high current drive capability of at least 2 mA for both falling and rising edges of input signal along with very low 2-
<inline-formula xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink"> <tex-math notation="LaTeX">$\text{m}{\Omega }$ </tex-math></inline-formula>
output impedance and high accuracy. Benefiting from the new class-AB FVF, the proposed VCII features a very simple implementation, extremely low impedance at
<inline-formula xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink"> <tex-math notation="LaTeX">$Y$ </tex-math></inline-formula>
and
<inline-formula xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink"> <tex-math notation="LaTeX">$Z$ </tex-math></inline-formula>
terminals (2
<inline-formula xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink"> <tex-math notation="LaTeX">$\text{m}{\Omega }$ </tex-math></inline-formula>
), high impedance at
<inline-formula xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink"> <tex-math notation="LaTeX">$X$ </tex-math></inline-formula>
terminal (370
<inline-formula xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink"> <tex-math notation="LaTeX">$\text{k}{\Omega }$ </tex-math></inline-formula>
) and high accuracy in current and voltage conveying (99% and 98%, respectively). Moreover, it exhibits current drive capability 117.6 times larger than its bias current (
<inline-formula xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink"> <tex-math notation="LaTeX">$17~\mu \text{A}$ </tex-math></inline-formula>
). The circuit occupies
<inline-formula xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink"> <tex-math notation="LaTeX">$381.5\,\,\mu \text{m}\,\,\times 197\,\,\mu \text{m}$ </tex-math></inline-formula>
area. The application of the proposed VCII as a voltage integrator is also presented. Simulation results using PSpice and 0.35-
<inline-formula xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink"> <tex-math notation="LaTeX">$\mu \text{m}$ </tex-math></inline-formula>
CMOS technology with ±1.65-V supply voltage are provided to demonstrate the presented theory. A comparison with the literature is also provided. |
Year | DOI | Venue |
---|---|---|
2020 | 10.1109/TCSII.2019.2915814 | IEEE Transactions on Circuits and Systems II: Express Briefs |
Keywords | DocType | Volume |
Impedance,Transistors,Negative feedback loops,Resistance,Power demand,Logic gates | Journal | 67 |
Issue | ISSN | Citations |
3 | 1549-7747 | 1 |
PageRank | References | Authors |
0.39 | 0 | 4 |
Name | Order | Citations | PageRank |
---|---|---|---|
Gianluca Barile | 1 | 11 | 6.23 |
G. Ferri | 2 | 99 | 27.03 |
L. Safari | 3 | 5 | 1.63 |
Vincenzo Stornelli | 4 | 3 | 1.15 |