Name
Abstract | ||
|---|---|---|
This paper describes architectural enhancements in Intel® Agilex™ FPGAs and SoCs. Agilex devices are built on Intel's 10nm process and feature next-generation programmable fabric, tightly coupled with a quad-core ARM processor subsystem, a secure device manager, IO and memory interfaces, and multiple companion transceiver tile choices. The Agilex fabric features multiple logic block enhancements that significantly improve propagation delays and integrate more effectively with the second-generation HyperFlexAgilex™ pipelined routing architecture. Routing connections are re-designed to be point-to-point, dropping intermediate connections featured in prior FPGA generations and replacing them with a wider variety of shorter wire types. Fine-grain programmable clock skew and time-borrowing were introduced throughout the fabric to augment the slack-balancing capabilities of HyperFlex registers. DSP capabilities are also extended to natively support new INT9/BFLOAT16/FP16 formats. Together, along with process and circuit enhancements, these changes support more than 40% performance improvement over the Stratix® 10 family of FPGAs.
|
Year | DOI | Venue |
|---|---|---|
2020 | 10.1145/3373087.3375308 | FPGA |
DocType | ISBN | Citations |
Conference | 978-1-4503-7099-8 | 0 |
PageRank | References | Authors |
0.34 | 0 | 8 |
Name | Order | Citations | PageRank |
|---|---|---|---|
| Jeffrey Chromczak | 1 | 0 | 0.34 |
| Mark Wheeler | 2 | 0 | 0.34 |
| Charles Chiasson | 3 | 0 | 0.34 |
| Dana How | 4 | 0 | 0.34 |
| Martin Langhammer | 5 | 104 | 20.22 |
| Tim Vanderhoek | 6 | 0 | 0.68 |
| Grace Zgheib | 7 | 21 | 6.40 |
| Ilya Ganusov | 8 | 0 | 0.68 |