Paper Info
Title
An 11-b 100-MS/s Fully Dynamic Pipelined ADC Using a High-Linearity Dynamic Amplifier
Abstract
This article reports a high-linearity dynamic amplifier with a gain control technique for pipelined analog-to-digital converters (ADCs). The wide input range and dynamic operation of the amplifier allow the ADC energy-efficient pipeline process. The voltage gain is controlled in the analog domain with digital gain correction codes, enabling simple compensation for process, voltage, and temperature variations. The proposed switching technique for the amplifier also defines a stable common-mode output without any dedicated hardware. An 11-bit 100-MS/s fully dynamic pipelined ADC using the open-loop dynamic amplifier is implemented without gain-linearity calibration. An ADC prototype is fabricated in a 28-nm CMOS process with an active area of 0.05 mm <sup xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">2</sup> , and the performances are measured at sampling rates in the range of 10-100 MHz. This ADC achieves a signal-to-noise and distortion ratio of 62 dB and a spurious-free dynamic range of 77 dB while consuming 1.33 mW of power at 100 MS/s. A Walden figure of merit of 10.8-13.1 fJ/conversion-step is achieved.
Year
DOI
Venue
2020
10.1109/JSSC.2020.2987684
IEEE Journal of Solid-State Circuits
Keywords
DocType
Volume
Analog-to-digital conversion,dynamic residue amplifier,fully dynamic pipelined analog-to-digital converter (ADC),integrator,linearity,open-loop amplifier
Journal
55
Issue
ISSN
Citations 
9
0018-9200
0
PageRank 
References 
Authors
0.34
13
6
Name
Order
Citations
PageRank
Yunsoo Park172.52
Jaegeun Song242.47
Yohan Choi332.14
Chaegang Lim4112.26
Soonsung Ahn500.68
Chulwoo Kim639774.58