Name
Abstract | ||
|---|---|---|
According to the International Roadmap for Devices and Systems, Field-Coupled Nanocomputing devices and reversible computing techniques are promising topics in a beyond CMOS scenario. In this work, we investigate the application of both subjects in Adders. Precisely, we analyze the energy reduction opportunities in FCN classical Adder's topologies (i. e., ripple carry, carry lookahead, and carry lookahead block), applying state-of-the-art partially reversible techniques to them. Our goal is to understand the association between the density of connections and logic gates and the achievable fundamental energy limit reduction. We found that, despite the significant differences in depth and size between the topologies, applying the techniques, their fundamental energy limits are almost the same. Moreover, when energy is a critical concern, energy limits could be reduced by up to 54%. |
Year | DOI | Venue |
|---|---|---|
2020 | 10.1109/SBCCI50935.2020.9189895 | 2020 33rd Symposium on Integrated Circuits and Systems Design (SBCCI) |
Keywords | DocType | ISBN |
energy reduction opportunities,field-coupled nanocomputing adders,International Roadmap for Devices and Systems,reversible computing techniques,ripple carry,achievable fundamental energy limit reduction,partially reversible techniques,FCN classical adder topologies,carry lookahead block,connection density,logic gates | Conference | 978-1-7281-9626-8 |
Citations | PageRank | References |
0 | 0.34 | 0 |
Authors | ||
7 | ||
Name | Order | Citations | PageRank |
|---|---|---|---|
| Joao N. C. Fiche | 1 | 0 | 0.34 |
| Marco T. D. Sousa | 2 | 0 | 0.34 |
| jeferson f chaves | 3 | 4 | 1.45 |
| Marco A. Ribeiro | 4 | 0 | 0.34 |
| Leandro Maia Silva | 5 | 0 | 0.34 |
| Luiz Filipe M. Vieira | 6 | 413 | 42.43 |
| Omar P. Vilela Neto | 7 | 58 | 11.12 |