Name
Abstract | ||
|---|---|---|
At-speed testing for asynchronous circuits is still an open concern in the literature. Due to its timing constraints between control and data paths, Design for Testability (DfT) methodologies must test both control and data paths at the same time in order to guarantee the circuit correctness. As Process Voltage Temperature (PVT) variations significantly impact circuit design in newer CMOS technologies and low-power techniques such as voltage scaling, the timing constraints between control and data paths must be tested after fabrication not only under nominal conditions but through a range of operating conditions. However, this requirement demands modifications in the control and data paths, which are not straightforward and not desirable from a commercial standpoint due to its incompatibility with conventional testing tools. Even with the available testing methodologies for asynchronous circuits in the literature - by adapting the existing techniques for synchronous or creating new ones from scratch - those methodologies usually target the control or data path. This work explores an at-speed testing approach for bundled data circuits, targeting the micropipeline template. The main target of this test approach focuses on whether the sized delay lines in control paths respect the local timing assumptions of the data paths. By adding extra controllability points in the controllers and taking advantage of scan-chain structures, this work targets to generate/stall tokens in controllers, enabling circuit verification through available scan chains. |
Year | DOI | Venue |
|---|---|---|
2020 | 10.1109/ITC44778.2020.9325261 | 2020 IEEE International Test Conference (ITC) |
Keywords | DocType | ISSN |
bundled data circuits,control paths,data path,bundled-data design,asynchronous circuits,timing constraints,circuit design,testing methodologies,at-speed testing approach,at-speed DfT architecture,design for testability,process voltage temperature variations,PVT variations,CMOS technologies,low-power techniques,voltage scaling,controllability points,scan-chain structures,circuit verification,sized delay lines,micropipeline template | Conference | 1089-3539 |
ISBN | Citations | PageRank |
978-1-7281-9114-0 | 0 | 0.34 |
References | Authors | |
0 | 2 | |
Name | Order | Citations | PageRank |
|---|---|---|---|
| Ricardo Aquino Guazzelli | 1 | 0 | 0.34 |
| Laurent Fesquet | 2 | 289 | 49.04 |