Name
Title | ||
|---|---|---|
Computing Utilization Enhancement for Chiplet-based Homogeneous Processing-in-Memory Deep Learning Processors |
Abstract | ||
|---|---|---|
ABSTRACTThis paper presents a design strategy of chiplet-based processing-in-memory systems for deep neural network applications. Monolithic silicon chips are area and power limited, failing to catch the recent rapid growth of deep learning algorithms. The paper first demonstrates a straightforward layer-wise method that partitions the workload of a monolithic accelerator to a multi-chiplet pipeline. A quantitative analysis shows that the straightforward separation degrades the overall utilization of computing resources due to the reduced on-chiplet memory size, thus introducing a higher memory wall. A tile interleaving strategy is proposed to overcome such degradation. This strategy can segment one layer to different chiplets which maximizes the computing utilization. To facilitate the strategy, the modification of the chiplet system hardware is also discussed. To validate the proposed strategy, a nine-chiplet processing-in-memory system is evaluated with a custom-designed object detection network. Each chiplet can achieve a peak performance of 204.8GOPS at a 100-MHz rate. The peak performance of the overall system is 1.711TOPS, where no off-chip memory access is needed. By the tile interleaving strategy, the utilization is improved from 53.9 to 92.8 |
Year | DOI | Venue |
|---|---|---|
2021 | 10.1145/3453688.3461499 | Great Lakes Symposium on VLSI |
DocType | Citations | PageRank |
Conference | 0 | 0.34 |
References | Authors | |
0 | 8 | |
Name | Order | Citations | PageRank |
|---|---|---|---|
| Bo Jiao | 1 | 0 | 1.01 |
| Haozhe Zhu | 2 | 4 | 2.76 |
| Jinshan Zhang | 3 | 0 | 0.68 |
| Shunli Wang | 4 | 0 | 0.34 |
| Xiaoyang Kang | 5 | 0 | 0.34 |
| Lihua Zhang | 6 | 33 | 3.62 |
| Mingyu Wang | 7 | 0 | 1.69 |
| Chixiao Chen | 8 | 6 | 4.36 |