Name
Abstract | ||
|---|---|---|
Dynamic binary translation (DBT) transforms machine code at runtime into an optimzed form. DBT can have cross platform compatibility, better energy efficiency or improved performance as its goals. The goal of this work is to improve performance by executing perfomance critical parts of the binary code on a Coarse Grained Reconfigurable Array (CGRA). We show how the CGRA is integrated into the system and explain how performance critical parts of the binary code can be identified. We demonstrate the feasibility of a dynamic binary translation from RISC-V ISA to a CGRA, give details about the employed optimizations and show that the performance of a whole benchmark set can be improved by a factor of 1.7 without the need for any user intervention. |
Year | DOI | Venue |
|---|---|---|
2021 | 10.1007/978-3-030-81682-7_8 | ARCHITECTURE OF COMPUTING SYSTEMS (ARCS 2021) |
Keywords | DocType | Volume |
Dynamic binary translation, CGRA, RISC-V | Conference | 12800 |
ISSN | Citations | PageRank |
0302-9743 | 0 | 0.34 |
References | Authors | |
0 | 2 | |
Name | Order | Citations | PageRank |
|---|---|---|---|
| Ramon Wirsch | 1 | 0 | 0.34 |
| Christian Hochberger | 2 | 5 | 1.46 |