Name
Title | ||
|---|---|---|
Design Of An Fpga Hardware Optimizing The Performance And Power Consumption Of A Plenoptic Camera Depth Estimation Algorithm |
Abstract | ||
|---|---|---|
Plenoptic camera based system captures the light-field that can be exploited to estimate the 3D depth of the scene. This process generally consists of a significant number of recurrent operations, and thus requires high computation power. General purpose processor based system, due to its sequential architecture, consequently results in the problem of large execution time. A desktop graphics processing unit (GPU) can be employed to resolve this problem. However, it is an expensive solution with respect to power consumption and therefore cannot be used in mobile applications with low energy requirements. In this paper, we propose a modified plenoptic depth estimation algorithm that works on a single frame recorded by the camera and respective FPGA based hardware design. For this purpose, the algorithm is modified for parallelization and pipelining. In combination with efficient memory access, the results show good performance and lower power consumption compared to other systems. |
Year | DOI | Venue |
|---|---|---|
2021 | 10.3390/a14070215 | ALGORITHMS |
Keywords | DocType | Volume |
plenoptic, light-field, image processing, FPGA image processing, hardware, 3D image processing algorithm, optimizations, mobile application | Journal | 14 |
Issue | Citations | PageRank |
7 | 0 | 0.34 |
References | Authors | |
0 | 2 | |
Name | Order | Citations | PageRank |
|---|---|---|---|
| Faraz Bhatti | 1 | 0 | 0.68 |
| Thomas Greiner | 2 | 34 | 7.48 |