Name
Title | ||
|---|---|---|
The Cost Of A True Random Bit-On The Electronic Cost Gain Of Asic Time-Domain-Based Trngs |
Abstract | ||
|---|---|---|
Random number generators are of paramount importance in numerous fields. Under certain well-defined adversarial settings, True Random Number Generators (TRNGs) are more secure than their computational (pseudo) random number generator counterparts. TRNGs are also known to be more efficiently implemented on hardware platforms where, for various applications, efficiency in terms of electronic cost factors is critical. In this manuscript, we first provide an evaluation of robustness and reliability of efficient time-domain-based TRNG implementation over FPGA platform. In particular, we demonstrate sensitivities which imply a TRNG construction which is not agnostic to electronic-design-automation tools and to the level of designers' know-how. This entails a large amount of effort and validation to make the designs robust, as well as requires a high degree of complexity from non-trivial FPGAs flows. This motivates the second part of the manuscript, where we propose an ASIC-based implementation of the TRNG, along with the optimization steps to enhance its characteristics. The optimized design improves the randomness-throughput by 42x for the same entropy level described in previous works, and it can provide maximal entropy level of 0.985 with 7x improvement in randomness throughput over the raw samples (no pre-processing). The proposed design simultaneously provides a reduced energy of 0.1 (mW/bit) for the same entropy level as previous works, and 1.06 (mW/bit) for the higher entropy flavor, and a lower area utilization of 0.000252 (mm(2)) on a 65 nm technology evaluation, situating it in the top-class of the discuss ratings. This leads to the quantitative question of the gain in electronic cost factors over ASIC TRNGs, and the minimum Cost Per Bit/Source possible to date. Finally, we exemplify a TRNG versus PRNG cost-extrapolation for security architects and designers, targeting an ASIC scenario feeding a lightweight encryption core. |
Year | DOI | Venue |
|---|---|---|
2021 | 10.3390/cryptography5030025 | CRYPTOGRAPHY |
Keywords | DocType | Volume |
area reduction, application specific integrated circuits, ASIC, energy savings, field programmable gate array, FPGA, hardware security, true random number generator, TRNG, time-domain | Journal | 5 |
Issue | Citations | PageRank |
3 | 2 | 0.39 |
References | Authors | |
0 | 3 | |
Name | Order | Citations | PageRank |
|---|---|---|---|
| Netanel Klein | 1 | 2 | 0.39 |
| Eyal Harel | 2 | 2 | 0.39 |
| Itamar Levi | 3 | 3 | 1.10 |