Abstract | ||
---|---|---|
Despite the amount of proposed works for the verification of diverse model properties, understanding the root cause of latency requirements violation in execution traces is still an open-issue especially for complex HW/SW system-level designs: is it due to an unfavorable real-time scheduling, to contentions on buses, to the characteristics of functional algorithms or hardware components? This iden... |
Year | DOI | Venue |
---|---|---|
2021 | 10.1109/MODELS50736.2021.00021 | 2021 ACM/IEEE 24th International Conference on Model Driven Engineering Languages and Systems (MODELS) |
Keywords | DocType | ISBN |
Embedded Systems,Execution Trace Analysis,Dependency Graph,MBSE,Timing analysis,Simulation | Conference | 978-1-6654-3495-9 |
Citations | PageRank | References |
0 | 0.34 | 0 |
Authors | ||
3 |
Name | Order | Citations | PageRank |
---|---|---|---|
Maysam Zoor | 1 | 0 | 0.34 |
Ludovic Apvrille | 2 | 136 | 22.23 |
Renaud Pacalet | 3 | 260 | 24.51 |