Name
Playground
About
FAQ
GitHub
Playground
Shortest Path Finder
Community Detector
Connected Papers
Author Trending
Ying-Hsun Lai
Tidjani Négadi
Olivier Ponsini
Daniel P. Kennedy
Barbara Aquilani
Zhiming Liu
Maximilian Dürr
Jhonathan Pinzon
Liangliang Shang
Chen Ma
Home
/
Author
/
DANIELE BORTOLOTTI
Author Info
Open Visualization
Name
Affiliation
Papers
DANIELE BORTOLOTTI
Univ Bologna, DEI, Viale Risorgimento 2, I-40136 Bologna, Italy
16
Collaborators
Citations
PageRank
31
75
7.13
Referers
Referees
References
197
532
230
Search Limit
100
532
Publications (16 rows)
Collaborators (31 rows)
Referers (100 rows)
Referees (100 rows)
Title
Citations
PageRank
Year
Energy-Aware Bio-Signal Compressed Sensing Reconstruction on the WBSN-Gateway.
2
0.37
2018
Energy Analysis of Decoders for Rakeness-Based Compressed Sensing of ECG Signals.
2
0.37
2017
A Synchronization-Based Hybrid-Memory Multi-Core Architecture for Energy-Efficient Biomedical Signal Processing.
1
0.40
2017
Zeroing for HW-efficient compressed sensing architectures targeting data compression in wireless sensor networks.
4
0.43
2017
VirtualSoC: A Research Tool for Modern MPSoCs.
3
0.41
2016
PHIDIAS: ultra-low-power holistic design for smart bio-signals computing platforms.
0
0.34
2016
Quantifying the benefits of compressed sensing on a WBSN-based real-time biosignal monitor.
2
0.36
2016
Application of compressed sensing to ECG signals: Decoder-side benefits of the rakeness approach
0
0.34
2016
An ultra-low power dual-mode ECG monitor for healthcare and wellness
7
0.51
2015
Long-Term ECG monitoring with zeroing Compressed Sensing approach
2
0.37
2015
Approximate compressed sensing: ultra-low power biosignal processing via aggressive voltage scaling on a hybrid memory multi-core processor
16
0.69
2014
An ultra-low power resilient multi-core architecture with static and dynamic tolerance to ambient temperature-induced variability.
1
0.35
2014
A variation tolerant architecture for ultra low power multi-processor cluster
0
0.34
2013
VirtualSoC: A Full-System Simulation Environment for Massively Parallel Heterogeneous System-on-Chip
28
1.05
2013
An Ambient Temperature Variation Tolerance Scheme for an Ultra Low Power Shared-L1 Processor Cluster
3
0.39
2013
Design of a collective communication infrastructure for barrier synchronization in cluster-based nanoscale MPSoCs
4
0.42
2012
1