Name
Affiliation
Papers
FRANCESCO MENICHELLI
Univ Roma La Sapienza, Dept Elect Telecomm & Informat Eng, Rome, Italy
22
Collaborators
Citations 
PageRank 
33
255
15.93
Referers 
Referees 
References 
681
316
111
Search Limit
100681
Title
Citations
PageRank
Year
Klessydra-T: Designing Vector Coprocessors for Multithreaded Edge-Computing Cores30.462021
Fault resilience analysis of a RISC-V microprocessor design through a dedicated UVM environment00.342020
Quality Aware Selective ECC for Approximate DRAM.00.342019
Full System Emulation Of Approximate Memory Platforms With Appropinquo00.342019
Quality Aware Approximate Memory in RISC-V Linux Kernel00.342019
Approximate Memory Support for Linux Early Allocators in ARM Architectures.00.342018
Synthesis Time Reconfigurable Floating Point Unit for Transprecision Computing.10.352018
AppropinQuo: A Platform Emulator for Exploring the Approximate Memory Design Space00.342018
Investigation on the Optimal Pipeline Organization in RISC-V Multi-threaded Soft Processor Cores10.392017
The microarchitecture of a multi-threaded RISC-V compliant processing core family for IoT end-nodes.20.442017
An Emulator for Approximate Memory Platforms Based on QEmu00.342016
Narrowband Delay Tolerant Protocols for WSN Applications: Characterization and Selection Guide00.342015
A Model-Based Methodology to Generate Code for Timer Units00.342014
A Platform-Based Emulator for Mass-Storage Flash Cards Evaluation in Embedded Systems00.342014
Wireless and Ad Hoc Sensor Networks: An Industrial Example Using Delay Tolerant, Low Power Protocols for Security-Critical Applications.00.342013
Delay-Tolerant, Low-Power Protocols For Large Security-Critical Wireless Sensor Networks30.552012
Performance evaluation of Jpeg2000 implementation on VLIW cores, SIMD cores and multi-cores.10.352011
TikTak: A Scalable Simulator of Wireless Sensor Networks Including Hardware/Software Interaction.40.382010
High-Level Side-Channel Attack Modeling and Simulation for Security-Critical Systems on Chips90.592008
MPARM: Exploring the Multi-Processor SoC Design Space with SystemC1505.582005
A class of code compression schemes for reducing power consumption in embedded microprocessor systems210.992004
A post-compiler approach to scratchpad mapping of code602.122004