Karthik Gururaj - Citegraph

Author Info

Name	Affiliation	Papers
KARTHIK GURURAJ	UCLA Computer Science Department, Los Angeles, CA, USA	17
Collaborators	Citations	PageRank
31	177	12.19
Referers	Referees	References
508	455	180

Search Limit

100508

Publications (17 rows)

Collaborators (31 rows)

Referers (100 rows)

Referees (100 rows)

Title	Citations	PageRank	Year
Accelerator-Rich Architectures: Opportunities and Progresses	12	0.60	2014
Architecture support for custom instructions with memory operations	0	0.34	2013
Efficient compilation of CUDA kernels for high-performance computing on FPGAs	16	0.72	2013
Task-level data model for hardware synthesis based on concurrent collections	0	0.34	2012
Multilevel Granularity Parallelism Synthesis on FPGAs	5	0.62	2011
An energy-efficient adaptive hybrid cache	27	0.89	2011
Assuring application-level correctness against soft errors	23	1.04	2011
Accelerating Monte Carlo based SSTA using FPGA	6	0.48	2010
Energy efficient multiprocessor task scheduling under input-dependent variation	25	0.97	2009
Evaluation of Static Analysis Techniques for Fixed-Point Precision Optimization	12	0.86	2009
Synthesis of reconfigurable high-performance multicore systems	9	0.69	2009
High-performance CUDA kernel execution on FPGAs	4	0.89	2009
Revisiting bitwidth optimizations	0	0.34	2009
FCUDA: Enabling efficient compilation of CUDA kernels onto FPGAs	34	2.02	2009
Communication bottleneck in hardware-software partitioning	0	0.34	2008
Controllability-Driven Peak Dynamic Power Estimation For Vlsi Circuits	0	0.34	2007
Controllability-driven Power Virus Generation for Digital Circuits	4	0.71	2007

1