Name
Abstract | ||
|---|---|---|
The problem of peak power estimation in CMOScircuits is essential for analyzing the reliability and performance of them at extreme conditions. The Peak Dynamic Power Estimation (PDPE) problem involves finding input vectors which when applied shall cause maximum dynamic power dissipation (maximum toggles) in digital circuits. In this paper, an approach for generating input vectors for the PDPE problem on both combinational and sequential circuits is presented. The basic intuition behind this approach is to use the 0- and 1-controllability measures of the gate outputs in the circuit to guide a modified version of the conventional D-Algorithm to generate the necessary test vectors. In addition, the input circuit is partitioned into Fanout Free Regions (FFRs). The modified D-Algorithm deals with the FFRs rather than individual gates, thereby enhancing its scalability with increasing design size. The proposed technique was employed on the ISCAS'85, ISCAS'89 and ISCAS'99 benchmark circuits. The results of the above show a significant improvement in power estimation results when compared to the best known existing techniques reported in the literature. |
Year | DOI | Venue |
|---|---|---|
2007 | 10.1166/jolpe.2007.140 | JOURNAL OF LOW POWER ELECTRONICS |
Keywords | Field | DocType |
CMOS Circuits, Power Dissipation, Dynamic Peak Power, Automatic Test Pattern Generation (ATPG), Fanout Free Regions | Controllability,Electronic engineering,Dynamic demand,Engineering,Very-large-scale integration | Journal |
Volume | Issue | ISSN |
3 | 3 | 1546-1998 |
Citations | PageRank | References |
0 | 0.34 | 0 |
Authors | ||
4 | ||
Name | Order | Citations | PageRank |
|---|---|---|---|
| K. Najeeb | 1 | 7 | 1.16 |
| Karthik Gururaj | 2 | 177 | 12.19 |
| V. Kamakoti | 3 | 259 | 44.31 |
| vivekananda m vedula | 4 | 106 | 7.74 |