Name
Playground
About
FAQ
GitHub
Playground
Shortest Path Finder
Community Detector
Connected Papers
Author Trending
Tidjani Négadi
Yanping Kang
Nils Timm
Jhonathan Pinzon
Liangliang Shang
Vithya Ganesan
Giovanni Venturelli
Chen Ma
Jing-Sheng Wong
Radu Timofte
Home
/
Author
/
TOBIAS KENTER
Author Info
Open Visualization
Name
Affiliation
Papers
TOBIAS KENTER
University of Paderborn, Paderborn, Germany
17
Collaborators
Citations
PageRank
38
13
6.07
Referers
Referees
References
41
352
130
Search Limit
100
352
Publications (17 rows)
Collaborators (38 rows)
Referers (41 rows)
Referees (100 rows)
Title
Citations
PageRank
Year
HighPerMeshes - A Domain-Specific Language for Numerical Algorithms on Unstructured Grids
0
0.34
2020
Evaluating FPGA Accelerator Performance with a Parameterized OpenCL Adaptation of Selected Benchmarks of the HPCChallenge Benchmark Suite
0
0.34
2020
Efficient Ab-Initio Molecular Dynamic Simulations by Offloading Fast Fourier Transformations to FPGAs
0
0.34
2020
Transparent Acceleration for Heterogeneous Platforms With Compilation to OpenCL
1
0.40
2019
OpenCL-Based FPGA Design to Accelerate the Nodal Discontinuous Galerkin Method for Unstructured Meshes.
0
0.34
2018
Automated code acceleration targeting heterogeneous openCL devices.
0
0.34
2018
Performance-Centric Scheduling With Task Migration For A Heterogeneous Compute Node In The Data Center
3
0.39
2016
Potential and methods for embedding dynamic offloading decisions into application code.
1
0.37
2016
Rekonfigurierbare Beschleuniger in der Welt von allgemeinen Rechenaufgaben.
0
0.34
2016
Exploring trade-offs between specialized dataflow kernels and a reusable overlay in a stereo matching case study
1
0.35
2015
Reconstructing AES Key Schedules from Decayed Memory with FPGAs.
0
0.34
2014
Partitioning and Vectorizing Binary Applications for a Reconfigurable Vector Computer.
3
0.38
2014
Deferring accelerator offloading decisions to application runtime
2
0.42
2014
FPGA-accelerated key search for cold-boot attacks against AES
2
0.38
2013
Turning control flow graphs into function calls: Code generation for heterogeneous architectures.
0
0.34
2012
Performance estimation framework for automated exploration of CPU-accelerator architectures
0
0.34
2011
The GOmputer: Accelerating GO with FPGAs
0
0.34
2008
1