Name
Affiliation
Papers
JEONG-A. LEE
Department of Information Technology and Systems,Delft University of Technology,Delft,The Netherlands
37
Collaborators
Citations 
PageRank 
60
586
152.69
Referers 
Referees 
References 
1327
683
259
Search Limit
1001000
Title
Citations
PageRank
Year
Improved error detection performance of logic implication checking in FPGA circuits00.342020
A Computerized Bioinspired Methodology for Lightweight and Reliable Neural Telemetry.00.342020
Design and Performance Evaluation of a Low-Cost Autonomous Sensor Interface for a Smart IoT-Based Irrigation Monitoring and Control System.00.342019
DURE: An Energy- and Resource-Efficient TCAM Architecture for FPGAs With Dynamic Updates20.392019
SEDC-Based Hardware-Level Fault Tolerance and Fault Secure Checker Design for Big Data and Cloud Computing.00.342018
Generation Methodology for Good-Enough Approximate Modules of ATMR.10.372018
Bio-inspired self-aware fault-tolerant routing protocol for network-on-chip architectures using Particle Swarm Optimization.00.342017
FPGA-based design of an intelligent on-chip sensor network monitoring and control using dynamically reconfigurable autonomous sensor agents00.342016
An Autonomous Self-Aware and Adaptive Fault Tolerant Routing Technique for Wireless Sensor Networks40.402015
Self-repairing adder using fault localization.60.462014
Comments on "Self-Checking Carry-Select Adder Design Based on Two-Rail Encoding".60.422014
A novel run-time auto-reconfigurable FPGA architecture for fast fault recovery with backward compatibility (abstract only)00.342013
Area-Time Efficient Self-Checking ALU Based on Scalable Error Detection Coding00.342013
Self-Checking Carry Select Adder with Fault Localization00.342013
SAFE-points: a lightweight algorithm for analyzing remote mobile ECG signals10.372012
Thermal Analysis for 3D Multi-core Processors with Dynamic Frequency Scaling20.382010
Reconfiguration For Sensitivity Technique: A Qos-Aware Co-Design Approach For Stream-Based Applications00.342010
Intelligent Sensor Node Based A Low Power Ecg Monitoring System10.362009
Exploration of Power-Delay Trade-Offs with Heterogeneous Adders by Integer Linear Programming00.342009
Asynchronous Layered Interface of Multimedia SoCs for Multiple Outstanding Transactions10.372007
Proceedings of the International MultiConference of Engineers and Computer Scientists 2007, IMECS 2007, March 21-23, 2007, Hong Kong, China462126.682007
A Design Method for Heterogeneous Adders30.492007
Proceedings of the International MultiConference of Engineers and Computer Scientists 2006, IMECS '06, June 20-22, 2006, Hong Kong, China369.102006
Asynchronous Multiple-Issue On-Chip Bus With In-Order/Out-Of-Order Completion00.342005
A Low Latency Asynchronous FIFO Combining a Wave Pipeline with a Handshake Scheme00.342005
Design of a Mutated Adder and Its Optimization Using ILP Formulation00.342005
Self-timed interconnect with layered interface based on distributed and modularized control for multimedia socs00.342005
Heuristic Algorithm for Reducing Mapping Sets of Hardware-Software Partitioning in Reconfigurable System00.342004
Efficient Buffer Allocation for Asynchronous Linear Pipelines by Design Space Localization00.342004
Operation Net System: A Formal Design Representation Model for High-Level Synthesis of Asynchronous Systems Based on Transformations10.372004
High Performance Microprocessor Design Methods Exploiting Information Locality and Data Redundancy for Lower Area Cost and Power Consumption00.342004
Producer and Consumer: Roles of a Microprocessor and a Configurable Logic in a Configurable SoC00.342003
A Floating Point Vectoring Algorithm Based on Fast Rotations00.342000
VLSI implementation of CORDIC angle units10.431994
Constant-factor redundant CORDIC for angle calculation and rotation524.101992
SVD by constant-factor-redundant-CORDIC70.901991
Discrete Fourier transform processors using CORDIC00.341991