Name
Title | ||
|---|---|---|
High Performance Microprocessor Design Methods Exploiting Information Locality and Data Redundancy for Lower Area Cost and Power Consumption |
Abstract | ||
|---|---|---|
Value predictor predicting result of instruction before real execution to exceed the data flow limit, redundant operation table removing redundant computation dynamically, and asynchronous bus avoiding clock synchronization problem have been proposed as high performance microprocessor design methods. However, these methods increase area cost and power consumption problems because of the larger table for value predictor and redundant operation table, and the higher switching activity in asynchronous bus. To resolve the problems of data tables for value predictor and redundant operation table, we have investigated partial tag and narrow-width operand methods, which have been recently proposed separately and present an efficient update method for value predictor and a table organization method for redundant operation table, respectively. To reduce excessive switching activity of asynchronous bus, we also propose a bus encoding method using frequent value cache, which reduces the same data transmissions. The proposed three methods - an efficient update method for value predictor, a table organization method for redundant operation table, and a frequent value cache for asynchronous bus - exploit information locality such as instruction and data locality as well as data redundancy. Analysis with a conventional microprocessor model show that the proposed three methods reduce total area cost and power consumption by about 18.2% and 26.5%, respectively, with negligible performance variance. |
Year | DOI | Venue |
|---|---|---|
2004 | 10.1007/978-3-540-30102-8_15 | ADVANCES IN COMPUTER SYSTEMS ARCHITECTURE, PROCEEDINGS |
Keywords | Field | DocType |
clock synchronization,data transmission,data flow,design method | Asynchronous communication,Computer science,Cache,CPU cache,Operand,Real-time computing,Redundancy (engineering),Data redundancy,Computer engineering,Bus encoding,Distributed computing,Data flow diagram | Conference |
Volume | ISSN | Citations |
3189 | 0302-9743 | 0 |
PageRank | References | Authors |
0.34 | 14 | 3 |
Name | Order | Citations | PageRank |
|---|---|---|---|
| Byung-Soo Choi | 1 | 46 | 7.09 |
| Jeong-A. Lee | 2 | 586 | 152.69 |
| Dongsoo Har | 3 | 81 | 15.72 |