Name
Playground
About
FAQ
GitHub
Playground
Shortest Path Finder
Community Detector
Connected Papers
Author Trending
Claudia Calabrese
G. Yang
Hao Mao
Peter Malec
Alan L Whone
Chuanyan Feng
Giovanni Venturelli
Chen Ma
Radu Timofte
Kuanrui Yin
Home
/
Author
/
OLIVIER COUDERT
Author Info
Open Visualization
Name
Affiliation
Papers
OLIVIER COUDERT
Synopsys Inc., 700 East Middlefield Rd., Mountain View, CA
23
Collaborators
Citations
PageRank
26
665
104.87
Referers
Referees
References
1146
174
172
Search Limit
100
1000
Publications (23 rows)
Collaborators (26 rows)
Referers (100 rows)
Referees (100 rows)
Title
Citations
PageRank
Year
An efficient algorithm to verify generalized false paths
7
0.54
2010
Timing and Design Closure in Physical Design Flows (invited)
0
0.34
2002
Optimization in an Integrated Physical Design Flow (Tutorial Abstract)
0
0.34
2002
Automatic Hierarchical Design: Fantasy or Reality? (Panel)
0
0.34
2001
Web-based frameworks to enable CAD R&D (abstract)
0
0.34
2000
A Performance Study of BDD-Based Model Checking
36
1.95
1998
Exact coloring of real-life graphs is easy
33
2.88
1997
Gate sizing for constrained delay/power/area optimization
75
4.51
1997
Exact Dichotomy-based Constrained Encodi
4
0.58
1996
New algorithms for gate sizing: a comparative study
40
3.93
1996
Gate Sizing: A General Purpose Optimization Approach
22
3.69
1996
On solving covering problems
74
6.19
1996
Doing two-level logic minimization 100 times faster
17
1.35
1995
Two-level logic minimization: an overview
92
6.52
1994
Une approche intentionnelle du calcul des implicants premiers et essentiels des fonctions booléennes
0
0.34
1994
Towards a symbolic logic minimization algorithm
5
3.48
1993
A new viewpoint on two-level logic minimization
22
2.63
1993
Implicit and incremental computation of primes and essential primes of Boolean functions
72
9.27
1992
Symbolic prime generation for multiple-valued functions
10
2.81
1992
A logically complete reasoning maintenance system based on a logical constraint solver
18
3.29
1991
Verifying Temporal Properties of Sequential Machines Without Building their State Diagrams
70
32.63
1990
Formal boolean manipulations for the verification of sequential machines
5
10.33
1990
Automating the diagnosis and the rectification of design errors with PRIAM
63
6.62
1989
1
