Name
Playground
About
FAQ
GitHub
Playground
Shortest Path Finder
Community Detector
Connected Papers
Author Trending
Tidjani Négadi
l boncagni
Daniel P. Kennedy
Barbara Aquilani
Maximilian Dürr
Jhonathan Pinzon
Liangliang Shang
Chen Ma
Christina Robenek
Tung Ta
Home
/
Author
/
MOHAMED S. ABDELFATTAH
Author Info
Open Visualization
Name
Affiliation
Papers
MOHAMED S. ABDELFATTAH
Institute of Computer Architecture and Computer Engineering, University of Stuttgart, Germany
25
Collaborators
Citations
PageRank
54
144
13.65
Referers
Referees
References
343
550
221
Search Limit
100
550
Publications (25 rows)
Collaborators (54 rows)
Referers (100 rows)
Referees (100 rows)
Title
Citations
PageRank
Year
Adaptable Butterfly Accelerator for Attention-based NNs via Hardware and Algorithm Co-design
0
0.34
2022
NAS-Bench-ASR: Reproducible Neural Architecture Search for Speech Recognition
0
0.34
2021
Zero-Cost Proxies for Lightweight NAS
0
0.34
2021
Temporal Kernel Consistency for Blind Video Super-Resolution.
0
0.34
2021
Temporal Kernel Consistency for Blind Video Super-Resolution
0
0.34
2021
BRP-NAS - Prediction-based NAS using GCNs.
0
0.34
2020
Codesign-NAS - Automatic FPGA/CNN Codesign Using Neural Architecture Search.
0
0.34
2020
Iterative Compression of End-to-End ASR Model using AutoML
0
0.34
2020
Best Of Both Worlds: Automl Codesign Of A Cnn And Its Hardware Accelerator
0
0.34
2020
ShrinkML: End-to-End ASR Model Compression Using Reinforcement Learning
3
0.42
2019
DLA: Compiler and FPGA Overlay for Neural Network Inference Acceleration
5
0.44
2018
Harnessing Numerical Flexibility For Deep Learning On Fpgas
0
0.34
2018
Flexibility: FPGAs and CAD in Deep Learning Acceleration.
4
0.47
2018
Design and Applications for Embedded Networks-on-Chip on FPGAs.
2
0.40
2017
LYNX: CAD for FPGA-based networks-on-chip
1
0.36
2016
Power Analysis of Embedded NoCs on FPGAs and Comparison With Custom Buses
6
0.48
2016
Design and simulation tools for Embedded NOCs on FPGAs
2
0.38
2015
Take the Highway: Design for Embedded NoCs on FPGAs
11
0.54
2015
Bringing programmability to the data plane: Packet processing with a NoC-enhanced FPGA
4
0.41
2015
Networks-on-Chip for FPGAs: Hard, Soft or Mixed?
11
0.65
2014
The Case for Embedded Networks on Chip on Field-Programmable Gate Arrays
16
0.85
2014
Gzip on a chip: high performance lossless data compression on FPGAs using OpenCL
26
1.66
2014
The power of communication: Energy-efficient NOCS for FPGAS
19
1.12
2013
Design tradeoffs for hard and soft FPGA-based Networks-on-Chip
25
1.55
2012
Transparent structural online test for reconfigurable systems
9
0.54
2012
1