Name
Abstract | ||
|---|---|---|
This paper addresses the problem of Test Effectiveness (TE) evaluation of digital circuits implemented in FPGAs. A Hardware Fault Simulation (HFS) technique, particularly useful for evaluating the effectiveness of built-in self-test (BIST) is detailed. This HFS, efficiently, injects and un-injects faults using small partial reconfiguration files and ascertain (or not) the BIST to be used in the FPGA circuits. Different fault models are compared regarding their efficiency and complexity. The methodology is fully automated for Xilinx Spartan and Virtex FPGAs. Results, using a Digilab2 board, ISCAS'85 and 89 benchmarks, show that our methodology can be accurate and orders of magnitude faster than software fault simulation even with more demanding fault models. |
Year | DOI | Venue |
|---|---|---|
2004 | 10.1007/978-3-540-30117-2_35 | Lecture Notes in Computer Science |
Keywords | DocType | Volume |
digital circuits,fault model | Conference | 3203 |
ISSN | Citations | PageRank |
0302-9743 | 1 | 0.36 |
References | Authors | |
14 | 3 | |
Name | Order | Citations | PageRank |
|---|---|---|---|
| A. Parreira | 1 | 5 | 1.13 |
| João Paulo Teixeira | 2 | 140 | 22.06 |
| Marcelino B. Santos | 3 | 129 | 20.76 |