Name
Abstract | ||
|---|---|---|
This work presents the design and evaluation of an adaptive packet router aimed at supporting CC-NUMA traffic. We exploit a simple and efficient packet injection mechanism to avoid deadlock, which leads to a fully adaptive routing by employing only three virtual channels. In addition, we selectively use output buffers for implementing the most utilized virtual paths in order to reduce head-of-line blocking. The careful implementation of these features has resulted in a good trade off between network performance and hardware cost. The outcome of this research is a High-Performance Adaptive Router (HPAR), which adequately balances the needs of parallel applications: minimal network latency at low loads and high throughput at heavy loads. The paper includes an evaluation process in which HPAR is compared with other adaptive routers using FIFO input buffering, with or without additional virtual channels to reduce head-of-line blocking. This evaluation contemplates both the VLSI costs of each router and their performance under synthetic and real application workloads. To make the comparison fair, all the routers use the same efficient deadlock avoidance mechanism. In all the experiments, HPAR exhibited the best response among all the routers tested. The throughput gains ranged from 10 percent to 40 percent in respect to its most direct rival, which employs more hardware resources. Other results shown that HPAR achieves up to 83 percent of its theoretical maximum throughput under random traffic and up to 70 percent when running real applications. Moreover, the observed packet latencies were comparable to those exhibited by simpler routers. Therefore, HPAR can be considered as a suitable candidate to implement packet interchange in next generations of CC-NUMA multiprocessors. |
Year | DOI | Venue |
|---|---|---|
2003 | 10.1109/TPDS.2003.1199066 | IEEE Trans. Parallel Distrib. Syst. |
Keywords | Field | DocType |
evaluation process,packet interchange,high throughput,additional virtual channel,simpler routers,efficient packet injection mechanism,high-performance adaptive router,cc-numa multiprocessors,observed packet latency,theoretical maximum throughput,adaptive routing,adaptive packet router,routing,network routing,head of line blocking,network performance,throughput,computer architecture,hardware,packet switching | Packet injection,FIFO (computing and electronics),Computer science,Deadlock,Network packet,Computer network,Real-time computing,Link state packet,Throughput,Packet switching,Router,Distributed computing | Journal |
Volume | Issue | ISSN |
14 | 5 | 1045-9219 |
Citations | PageRank | References |
5 | 0.48 | 24 |
Authors | ||
4 | ||
Name | Order | Citations | PageRank |
|---|---|---|---|
| Valentín Puente | 1 | 21 | 2.70 |
| José-Ángel Gregorio | 2 | 102 | 9.64 |
| Ramón Beivide | 3 | 259 | 30.33 |
| Cruz Izu | 4 | 149 | 23.41 |