Name
Title | ||
|---|---|---|
A 72 dB DR, CT ΔΣ Modulator Using Digitally Estimated, Auxiliary DAC Linearization Achieving 88 fJ/conv-step in a 25 MHz BW. |
Abstract | ||
|---|---|---|
This paper presents a single loop, third order continuous time Delta Sigma modulator with an internal 4 bit quantizer sampled at 500 MHz with only an oversampling ratio of 10. Since multi-bit operation commonly suffers from DAC non-linearities, and dynamic element matching is ineffective at low oversampling, an alternative auxiliary DAC linearization is proposed for Delta Sigma modulators. The unit element mismatches are digitally estimated based on a cross correlation of a binary test signal with the modulator output and represent the measured DNL of DAC1. The corresponding INL is calculated and stored in an 15x8 lookup-table which is applied to the 8 bit auxiliary DAC to linearize DAC1. Moreover, a design centering approach for amplifier finite gain bandwidth compensation within the loop filter is presented which allows for large bandwidth mismatch with negligible effect on loop filter stability. This results in a robust architecture over temperature, supply, and excess loop delay variations. The presented Delta Sigma modulator achieves an SNDR of 67.5 dB, DR of 72 dB, and SFDR of 79 dB over a 25 MHz bandwidth and is implemented in a 1.2 V, 90 nm CMOS process. The modulator occupies an active area of 0.19 mm(2) and has a power consumption of 8.5 mW. It achieves a figure of merit of 88 fJ/conv-step which is one of the best published for multi-bit Delta Sigma modulators. |
Year | DOI | Venue |
|---|---|---|
2014 | 10.1109/JSSC.2013.2289887 | J. Solid-State Circuits |
Keywords | DocType | Volume |
CMOS integrated circuits,amplifiers,delta-sigma modulation,linearisation techniques,table lookup,CMOS process,amplifier,auxiliary DAC linearization,bandwidth 25 MHz,bandwidth 500 MHz,binary test signal,continuous time ΔΣ modulator,cross correlation,digitally estimated linearization,dynamic element matching,finite gain bandwidth compensation,lookup-table,loop delay,loop filter stability,multibit ΔΣ modulators,multibit operation,oversampling ratio,power 8.5 mW,quantizer,size 90 nm,unit element,voltage 1.2 V,word length 4 bit,word length 8 bit,ADC,DAC linearization,Delta Sigma modulator,continuous time,low power | Journal | 49 |
Issue | ISSN | Citations |
2 | 0018-9200 | 8 |
PageRank | References | Authors |
0.79 | 12 | 6 |
Name | Order | Citations | PageRank |
|---|---|---|---|
| John G. Kauffman | 1 | 36 | 9.06 |
| Pascal Witte | 2 | 43 | 7.25 |
| Matthias Lehmann | 3 | 8 | 0.79 |
| Joachim Becker | 4 | 55 | 8.84 |
| Yiannos Manoli | 5 | 523 | 105.73 |
| Maurits Ortmanns | 6 | 501 | 114.46 |