Title
FPGA PUF Based on Programmable LUT Delays
Abstract
Strong and efficient techniques are required for chip authentication and secret key generation by integrated circuits (IC). This paper presents a novel approach toward an FPGA friendly Ring Oscillator (RO) based Physical Unclonable Function (PUF). In this design the internal variations of FPGA Look-Up Tables are exploited to generate a PUF response. Statistical tests were performed to study the strength of this PUF. Moreover, stability is compared with the state of the art reported in literature to date. Our design has been tested on 31 Spartan-3e devices and the results are promising with inter-device Hamming distance of 48.3%, Uniformity 50.13%, Bit-aliasing 51.8%, Reliability 97.88%, and Steadiness 99.5%. Furthermore, we also analyzed the frequencies to extract the random variation offered by our design.
Year
DOI
Venue
2013
10.1109/DSD.2013.79
DSD
Keywords
Field
DocType
programmable lut delays,physical unclonable function,chip authentication,spartan-3e device,fpga puf,inter-device hamming distance,friendly ring oscillator,efficient technique,fpga look-up tables,puf response,integrated circuit,statistical test,statistical testing,field programmable gate arrays,logic design,oscillators
Logic synthesis,Lookup table,Ring oscillator,Computer science,Field-programmable gate array,Chip,Hamming distance,Physical unclonable function,Computer hardware,Integrated circuit,Embedded system
Conference
Citations 
PageRank 
References 
1
0.37
0
Authors
3
Name
Order
Citations
PageRank
Bilal Habib1152.96
Kris Gaj2842116.21
Jens-Peter Kaps343037.83