Name
Abstract | ||
|---|---|---|
In Deep Sub-Micron technologies post-layout timing analysis has become the most critical phase in the verification of large System-on-Chip (SoC) designs with several power-hungry blocks. The impact of coupling capacitances has been adequately analyzed, and modern signal integrity analysis tools can effectively consider the crosstalk-induced delay. Ho wever, an increasingly important factor that can introduce a severe performance loss is the power supply noise. As technology advances into the nanometer regime, the operating frequencies increase, and clock gating has emerged as an effective technique to limit the power consumption in block-based designs. As a consequence, the amplitude of the supply voltage fluctuations has reached values where techniques to include the effect of power supply noise into timing analysis based on linear models are no longer adequate, and the non-linear dependence of cell delay from supply voltage must be considered. In this work we present a practical methodology that accurately takes into account the power supply noise effects in static timing analysis, which can be seamlessly included into an industrial signoff design flow. The experimental results obtained from the timing verification of an industrial SoC design have demonstrated the effectiveness of our approach. |
Year | DOI | Venue |
|---|---|---|
2006 | 10.1166/jolpe.2006.012 | JOURNAL OF LOW POWER ELECTRONICS |
Keywords | Field | DocType |
Power Supply Voltage, Static Timing Analysis, Sign-Off Verification, Derating Factors | Electronic engineering,Static timing analysis,Engineering | Journal |
Volume | Issue | ISSN |
2 | 1 | 1546-1998 |
Citations | PageRank | References |
0 | 0.34 | 0 |
Authors | ||
3 | ||
Name | Order | Citations | PageRank |
|---|---|---|---|
| Cristiano Forzan | 1 | 33 | 4.68 |
| Davide Pandini | 2 | 94 | 15.76 |
| Mariagrazia Graziano | 3 | 168 | 30.56 |