Name
Abstract | ||
|---|---|---|
Despite a number of solid advances in simulation and verification techniques over the last twenty years, semiconductor chip designs continue to see large increases in the cost of verification - both in terms of human resources and time. Most of these increases are due to the growing size and complexity of the chip designs. Many of these designs are complete systems in their own right thus enlarging the scope of the verification problem. Formal verification has held out the most promise for reducing the magnitude of the verification task. Indeed, most major microprocessor teams - at IBM, Intel and Motorola - have routinely hosted formal verification experts since the early '90s. ASIC vendors and their tool providers have been closely following these developments into a number of initiatives and new startup companies driven by that very promise of formal verification. Despite these developments, simulation continues to be the final source of signoff - if not confidence - in chip tapeouts. Why is this so? Formal verification is an important technology to be left at the margins of the validation task. Will formal verification eliminate or limit unit level verification and provide the necessary glue for a realistic validation flow? Will the testbenches be replaced by constraints and assertions? Can validation effort be reused? This panel will explore the issues related to building practical validation flows, and the technologies that the designer community can realistically look forward to materializing in their lifetimes. |
Year | DOI | Venue |
|---|---|---|
2003 | 10.1145/775832.776013 | DAC |
Keywords | Field | DocType |
graphics,testing,reliability,productivity,very large scale integration,chip scale packaging,design methodology,formal verification,human resource,solid modeling,test,chip | Functional verification,IBM,Signoff,Intelligent verification,Computer science,Microprocessor,Real-time computing,Electronic engineering,Runtime verification,Formal verification,Software verification | Conference |
ISBN | Citations | PageRank |
1-58113-688-9 | 0 | 0.34 |
References | Authors | |
0 | 9 | |
Name | Order | Citations | PageRank |
|---|---|---|---|
| Rajesh K. Gupta | 1 | 4570 | 390.84 |
| Shishpal Rawat | 2 | 10 | 6.54 |
| Sandeep K. Shukla | 3 | 626 | 91.83 |
| Brian Bailey | 4 | 0 | 2.03 |
| Daniel K. Beece | 5 | 208 | 29.88 |
| Masahiro Fujita | 6 | 321 | 43.60 |
| Carl Pixley | 7 | 418 | 44.09 |
| John O'Leary | 8 | 5 | 1.62 |
| Fabio Somenzi | 9 | 3394 | 302.47 |