Name
Title | ||
|---|---|---|
Voltage dependent gate capacitance and its impact in estimating power and delay of CMOS digital circuits with low supply voltage (poster session) |
Abstract | ||
|---|---|---|
Gate capacitance has complex voltage dependency on terminal voltages but the impact of this voltage dependency of gate capacitance on power and delay has not been fully investigated, especially, in low-voltage, low-power designs. Introducing an effective gate capacitance, CG, effit is shown that the power and delay of CMOS digital circuit can be estimated accurately. CG, effis a strong function of VTH/VDDand VTH/VDDtends to increase in low-voltage region. Hence, the effective capacitance (relative to oxide capacitance, CG, eff, is decreasing in low-voltage low-power designs. Therefore, considering CG, effin accurate power and delay) estimation becomes more important in the future. |
Year | DOI | Venue |
|---|---|---|
2000 | 10.1145/344166.344601 | ISLPED |
Keywords | DocType | ISBN |
voltage dependent gate capacitance,oxide capacitance,effin accurate power,low-power design,gate capacitance,poster session,effective gate capacitance,effective capacitance,low-voltage region,low supply voltage,complex voltage dependency,cmos digital circuit,low-voltage low-power design,vddand vth | Conference | 1-58113-190-9 |
Citations | PageRank | References |
4 | 0.51 | 2 |
Authors | ||
3 | ||
Name | Order | Citations | PageRank |
|---|---|---|---|
| Koichi Nose | 1 | 172 | 25.74 |
| Soo-Ik Chae | 2 | 401 | 45.51 |
| Takayasu Sakurai | 3 | 1039 | 280.69 |