Paper Info
Title
Architecture and Design Analysis of a Digital Single-Event Transient/Upset Measurement Chip
Abstract
This paper presents the architecture and a detailed design analysis of a digital measurement chip which facilitates long-term irradiation experiments of basic asynchronous circuits. It combines radiation targets like Muller C-elements and elastic pipelines as well as standard combinational gates and flip-fops with an elaborate on-chip measurement infrastructure. Major architectural challenges result from the fact that the latter must operate reliably under the same radiation conditions the target circuits are exposed to, without wasting precious die area for a rad-hard design. A measurement architecture based on multiple non-rad-hard counters is used, which we show to be resilient against double faults, as well as many triple and even higher-multiplicity faults. The analysis is done by means of comprehensive fault injection experiments, which are based on detailed Spice models of the circuits in conjunction with a standard double-exponential current injection model for single-event transients. We also provide probabilistic calculations of the sustainable particle flow rates, based on the results of a detailed area analysis in conjunction with experimentally determined cross section data for the ASIC implementation technology used. The results confirm that the overall architecture indeed supports significant target hit rates, without exceeding the resilience bound of the measurement infrastructure.
Year
DOI
Venue
2012
10.1109/DSD.2012.26
Digital System Design
Keywords
Field
DocType
elaborate on-chip measurement infrastructure,detailed area analysis,measurement infrastructure,digital single-event transient,design analysis,digital measurement chip,comprehensive fault injection experiment,measurement architecture,measurement chip,detailed spice model,precious die area,detailed design analysis,overall architecture,logic design,application specific integrated circuits
Logic synthesis,Asynchronous communication,Computer science,Spice,Real-time computing,Chip,Application-specific integrated circuit,Probabilistic logic,Electronic circuit,Fault injection
Conference
ISBN
Citations 
PageRank 
978-1-4673-2498-4
5
0.55
References 
Authors
16
4
Name
Order
Citations
PageRank
Varadan Savulimedu Veeravalli1133.72
Thomas Polzer2498.43
Andreas Steininger330849.17
Ulrich Schmid412717.24