Name
Abstract | ||
|---|---|---|
In modern communication systems the required data rates are continuously increasing. High speed transmissions can easily generate throughputs far beyond 1 Tbit/s. To ensure error free communication, channel codes like Low-Density Parity Check (LDPC) codes are utilized. However state-of-the-art LDPC decoders can process only data rates in the range of 10 to 50 Gbit/s. This results in a gap in decoder performance which has to be closed. Therefore we propose a new ultra high speed LDPC decoder architecture. We show that our architecture significantly reduces the routing congestion which poses a big problem for fully parallel, high speed LDPC decoders. The presented 65nm ASIC implementation runs at 257 MHz and consumes an area of 12 mm(2). The resulting system throughput is 160 Gbit/s, it is the fastest LDPC decoder which has been published up to now. At the same time we show that extremely parallel architectures do not only increase the maximum throughput but also increase area and power efficiency in comparison to state-of-the-art decoders. |
Year | Venue | Keywords |
|---|---|---|
2013 | 2013 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS (SIPS) | application specific integrated circuits,channel coding |
Field | DocType | ISSN |
Electrical efficiency,Gigabit,Parity bit,Low-density parity-check code,Computer science,Parallel computing,Communications system,Application-specific integrated circuit,Throughput,Terabit | Conference | 2162-3562 |
Citations | PageRank | References |
13 | 0.74 | 10 |
Authors | ||
4 | ||
Name | Order | Citations | PageRank |
|---|---|---|---|
| Philipp Schläfer | 1 | 26 | 3.34 |
| Norbert Wehn | 2 | 1165 | 137.17 |
| Matthias Alles | 3 | 102 | 7.17 |
| Timo Lehnigk-Emden | 4 | 17 | 2.30 |