Title | ||
---|---|---|
Pragmatic integration of an SRAM row cache in heterogeneous 3-D DRAM architecture using TSV |
Abstract | ||
---|---|---|
As scaling DRAM cells becomes more challenging and energy-efficient DRAM chips are in high demand, the DRAM industry has started to undertake an alternative approach to address these looming issues--that is, to vertically stack DRAM dies with through-silicon-vias (TSVs) using 3-D-IC technology. Furthermore, this emerging integration technology also makes heterogeneous die stacking in one DRAM package possible. Such a heterogeneous DRAM chip provides a unique, promising opportunity for computer architects to contemplate a new memory hierarchy for future system design. In this paper, we study how to design such a heterogeneous DRAM chip for improving both performance and energy efficiency. In particular, we found that, if we want to design an SRAM row cache in a DRAM chip, simple stacking alone cannot address the majority of traditional SRAM row cache design issues. In this paper, to address these issues, we propose a novel floorplan and several architectural techniques that fully exploit the benefits of 3-D stacking technology. Our multi-core simulation results with memory-intensive applications suggest that, by tightly integrating a small row cache with its corresponding DRAM array, we can improve performance by 30% while saving dynamic energy by 31%. |
Year | DOI | Venue |
---|---|---|
2013 | 10.1109/TVLSI.2011.2176761 | IEEE Trans. VLSI Syst. |
Keywords | Field | DocType |
future system design,heterogeneous dram chip,dram industry,dram package,energy-efficient dram chip,sram row cache,dram chip,3-d-ic technology,corresponding dram array,design issue,heterogeneous 3-d dram architecture,pragmatic integration,dram cell,stacking,cache | Dram,Memory hierarchy,Efficient energy use,Computer science,Cache,Systems design,Electronic engineering,Universal memory,Static random-access memory,Floorplan,Embedded system | Journal |
Volume | Issue | ISSN |
21 | 1 | 1063-8210 |
Citations | PageRank | References |
10 | 0.53 | 17 |
Authors | ||
3 |
Name | Order | Citations | PageRank |
---|---|---|---|
Dong Hyuk Woo | 1 | 576 | 29.55 |
Nak Hee Seong | 2 | 358 | 15.09 |
Hsien-Hsin Sean Lee | 3 | 1657 | 102.66 |