Name
Abstract | ||
|---|---|---|
Post-silicon validation is an essential step in the design flow, which is needed to demonstrate that the implemented circuit meets its intended behavior Due to lack of in-system controllability and observability, design-for-debug hardware is employed to aid post-silicon validation. A number of solutions have been proposed to implement the design-for-debug hardware, as well as to analyze the debug data that is acquired. Although the design entry is done at the register-transfer level, the existing approaches to aid post-silicon validation rely primarily on the information extracted from the gate level circuit descriptions. We anticipate that, as the design complexity continues to grow, extracting and processing circuit information at this level will become increasingly difficult. In this paper, we briefly summarize the known art and discuss some possible directions of investigation that can utilize high-level circuit descriptions to augment the existing solutions. |
Year | DOI | Venue |
|---|---|---|
2009 | 10.1109/HLDVT.2009.5340159 | 2009 IEEE INTERNATIONAL HIGH LEVEL DESIGN VALIDATION AND TEST WORKSHOP |
Keywords | DocType | ISSN |
information extraction,design flow,debugging,post silicon validation,hardware,observability,register transfer level,logic gates,silicon,system on chip,system on a chip | Conference | 1552-6674 |
Citations | PageRank | References |
4 | 0.53 | 17 |
Authors | ||
2 | ||
Name | Order | Citations | PageRank |
|---|---|---|---|
| Nicola Nicolici | 1 | 807 | 59.91 |
| Ho Fai Ko | 2 | 234 | 14.44 |