Name
Title | ||
|---|---|---|
Effects of resource sharing on circuit delay: an assignment algorithm for clock period optimization |
Abstract | ||
|---|---|---|
This paper analyzes the effect of resource sharing and assignment on the clock period of the synthesized circuit. The assignment phase assigns or binds operations of the scheduled behavioral description to a set of allocated resources. We focus on control-flow intensive descriptions, characterized by the presence of mutually exclusive paths due to the presence of nested conditional branches and loops.We show that clustering multiple operations in the same state of the schedule, possibly leading to chaining of functional units (FUs) in the RTL circuit, is an effective way to minimize the total number of clock cycles, and hence total execution time. We present an assignment algorithm that is particularly effective for such design styles by minimizing data chaining and hence the clock period of the circuit, thereby leading to further reduction in total execution time.Existing resource sharing and assignment approaches for reducing the clock period of the resulting circuit either increase the resource allocation or use faster modules, both leading to leading to larger area requirements. In this paper we show that even when the type of available resource units and the number of resource units of each type is fixed, different assignments may lead to circuits with significant differences in clock period.We provide a comprehensive analysis of how resource sharing and assignment introduces long paths in the circuit. Based on the analysis, we develop an assignment algorithm that uses a high-level delay estimator to asign operations to a fixed set of available resources so as to minimize the clock period of the resultant circuit, with no or minimal effect on the area of the circuit. Experimental results on several conditional-intensive designs demonstrate the effectiveness of the assignment algorithm. |
Year | DOI | Venue |
|---|---|---|
1998 | 10.1145/290833.290852 | ACM Transactions on Design Automation of Electronic Systems (TODAES) |
Keywords | Field | DocType |
high-level synthesis,circuit delay,assignment phase,resultant circuit,assignment algorithm,clock period optimization,resorce sharing,resulting circuit,rtl circuit,different assignment,clock period,total execution time,assignment approach,resource sharing,resource allocation,functional unit,high level synthesis,multiplication operator,control flow | Computer science,Real-time computing,Cluster analysis,Distributed computing,Chaining,Parallel computing,High-level synthesis,Algorithm,Clock skew,Resource allocation,Electronic circuit,Shared resource,Asynchronous circuit | Journal |
Volume | Issue | Citations |
3 | 2 | 2 |
PageRank | References | Authors |
0.41 | 33 | 3 |
Name | Order | Citations | PageRank |
|---|---|---|---|
| Subhrajit Bhattacharya | 1 | 462 | 36.93 |
| Sujit Dey | 2 | 3067 | 278.74 |
| Franc Breglez | 3 | 2 | 0.41 |