Name
Abstract | ||
|---|---|---|
FPGA-based processor prototyping system can fast simulate processor behavior and enables longer time simulations to obtain useful evaluation information. In this paper we present ScalableCore system 3.3, which is an FPGA-based simulator of NoC-based tile architectures by employing multiple Xilinx Spartan-6 FPGAs. Two key techniques enable the system to achieve scalable speed of simulations by using corresponding amount of FPGAs to the target number of processor cores. We evaluated behavior of a processor consisting of 100 cores and a mesh NoC by using our developed system. The simulation speed is 129 times faster than the one of a software-based simulator running on a standard computer of Core i7 processor. |
Year | DOI | Venue |
|---|---|---|
2012 | 10.1007/978-3-642-28365-9_12 | ARC |
Keywords | Field | DocType |
scalablecore system,scalable many-core simulator,processor core,processor behavior,fpga-based processor,fpga-based simulator,spartan-6 fpgas,developed system,simulation speed,scalable speed,core i7 processor | Computer architecture simulator,Simulation,Computer science,Parallel computing,Field-programmable gate array,Software,Multi-core processor,Embedded system,Scalability | Conference |
Citations | PageRank | References |
3 | 0.43 | 11 |
Authors | ||
5 | ||
Name | Order | Citations | PageRank |
|---|---|---|---|
| Shinya Takamaeda-Yamazaki | 1 | 65 | 16.83 |
| Shintaro Sano | 2 | 5 | 0.82 |
| Yoshito Sakaguchi | 3 | 9 | 1.67 |
| Naoki Fujieda | 4 | 3 | 1.11 |
| Kenji Kise | 5 | 149 | 26.53 |