Name
Title | ||
|---|---|---|
A 8 bits Pipeline Analog to Digital Converter Design for High Speed Camera Application |
Abstract | ||
|---|---|---|
This paper describes a pipeline analog-to-digital converter is implemented for high speed camera. In the pipeline ADC design, prime factor is designing operational amplifier with high gain so ADC have been high speed. The other advantage of pipeline is simple on concept, easy to implement in layout and have flexibility to increase speed. We made design and simulation using Mentor Graphics Software with 0.6 μm CMOS technology with a total power dissipation of 75.47 mW. Circuit techniques used include a precise comparator, operational amplifier and clock management. A switched capacitor is used to sample and multiplying at each stage. Simulation a worst case DNL and INL of 0.75 LSB. The design operates at 5 V dc. The ADC achieves a SNDR of 44.86 dB. |
Year | Venue | Keywords |
|---|---|---|
2008 | Clinical Orthopaedics and Related Research | pipeline,switched capacitor,clock management,operational amplifier |
Field | DocType | Volume |
Comparator,Dissipation,Electronic engineering,Analog-to-digital converter,Switched capacitor,CMOS,High-speed camera,Engineering,Computer hardware,Operational amplifier,Least significant bit | Journal | abs/0808.0 |
Citations | PageRank | References |
0 | 0.34 | 2 |
Authors | ||
5 | ||
Name | Order | Citations | PageRank |
|---|---|---|---|
| Eri Prasetyo | 1 | 3 | 1.91 |
| Hamzah Afandi | 2 | 0 | 0.34 |
| Nurul Huda | 3 | 6 | 1.19 |
| Dominique Ginhac | 4 | 105 | 17.27 |
| Michel Paindavoine | 5 | 115 | 21.70 |