Abstract | ||
---|---|---|
This paper presents an Application Specific Instruction Set Processor (ASIP) design for the implementation of a class of nonlinear image processing algorithms, the Retinex-like filters. Starting from high level descriptions, first algorithmic optimization is accomplished. Then a processor architecture and an instruction set are customized with special respect to the algorithmic computations in order to achieve the specified timing at reasonable complexity. Taking advantage of the programmability of processor architectures, the flexibility of the system is increased, involving e.g. dynamic parameter adjustment and color treatment. ASIP implementation results in 0.13 μm CMOS technology are presented. |
Year | DOI | Venue |
---|---|---|
2006 | 10.1109/DATE.2006.243908 | DATE Designers' Forum |
Keywords | Field | DocType |
color treatment,algorithmic optimization,processor architecture,image processing,asip design,algorithmic computation,asip implementation result,instruction set,high level description,specific instruction set processor,retinex-like filter,dynamic parameter adjustment,cmos integrated circuits,algorithm design and analysis,system on chip,cmos technology,process design,application specific instruction set processor,computer architecture,instruction sets,coprocessors | Application-specific instruction-set processor,Computer architecture,System on a chip,Computer science,Instruction set,Parallel computing,Image processing,Filter (signal processing),CMOS,Coprocessor,Microarchitecture | Conference |
ISSN | ISBN | Citations |
1530-1591 | 3-9810801-0-6 | 4 |
PageRank | References | Authors |
0.40 | 11 | 9 |
Name | Order | Citations | PageRank |
---|---|---|---|
L. Fanucci | 1 | 167 | 17.90 |
M. Cassiano | 2 | 4 | 0.40 |
S. Saponara | 3 | 104 | 11.48 |
D. Kammler | 4 | 50 | 4.68 |
E. M. Witte | 5 | 114 | 8.86 |
O. Schliebusch | 6 | 9 | 0.88 |
G. Ascheid | 7 | 230 | 57.65 |
R. Leupers | 8 | 286 | 21.71 |
H. Meyr | 9 | 75 | 4.14 |