Abstract | ||
---|---|---|
Optimizing memory system performance is critical for delivering high system performance for multimedia applications since they are usually memory intensive. As the number of IP cores in a multimedia MPSoC (Multi-Processor System-on-Chip) continues to increase, system performance will be eventually limited by the memory system. In this paper, we tackle the memory performance issue of multimedida MPSoCs through intelligent memory access scheduling. We observe that since memory resources are shared by all processing elements in an MPSoC, interferences among requests from different IP cores cause not only delay in memory accesses but also unfair DRAM accesses among IPs. Traditional memory scheduling policies that only emphasize on maximizing memory system throughput do not take into account these interferences. Therefore, in this paper, we propose a hierarchical memory scheduling policy to minimize interferences among requests. The experimental results show that the proposed scheduling policy improves system throughput by 21% compared to FR-FCFS (first-ready first-come-first-serve) on an MPSoC for mobile phones with QoS guarantee. |
Year | DOI | Venue |
---|---|---|
2010 | 10.1109/ICCAD.2010.5654145 | ICCAD |
Keywords | Field | DocType |
hierarchical memory scheduling,intelligent memory access scheduling,memory system throughput,memory system performance optimization,memory access,memory resource,high system performance,mobile phones,dram chips,system-on-chip,multimedia mpsoc,memory performance issue,dram,qos,ip,multimedia mpsocs,first-ready first-come-first-serve,memory system,optimizing memory system performance,hierarchical memory scheduling policy,multi-processor system-on-chip,traditional memory scheduling policy,fr-fcfs,reliability,process control,decoding,system performance,casp,soft error,transform coding,system on chip | Interleaved memory,Uniform memory access,Shared memory,Computer science,Cache-only memory architecture,Distributed memory,Real-time computing,Memory management,Flat memory model,Distributed shared memory,Multimedia,Embedded system | Conference |
ISSN | ISBN | Citations |
1092-3152 | 978-1-4244-8193-4 | 4 |
PageRank | References | Authors |
0.44 | 13 | 5 |
Name | Order | Citations | PageRank |
---|---|---|---|
Ye-Jyun Lin | 1 | 10 | 1.54 |
Chia-Lin Yang | 2 | 1033 | 76.39 |
Tay-Jyi Lin | 3 | 139 | 24.36 |
Jiao-Wei Huang | 4 | 4 | 0.78 |
Naehyuck Chang | 5 | 1985 | 185.85 |