Name
Abstract | ||
|---|---|---|
Digital correlation techniques are used in photon correlation spectroscopy (PCS) experiments to gain information about the diffusion coefficient and thereby the size and distribution of submicron particle structures in fluid media. A new multichannel single chip correlator architecture has been developed, implemented on a FPGA device as a HW/SW partitioned system. A fast hardware front-end combined with a highly optimised, hardware accelerated softcore processor allows the simultaneous processing of up to 32 input channels, each with a time dynamic range of 1013. This paper outlines the fundamental algorithmic concepts, the actual correlator implementation as well as the HW/SW design consideration to find an optimal trade-off between system resources and application requirements. |
Year | DOI | Venue |
|---|---|---|
2007 | 10.1109/DSD.2007.6 | DSD |
Keywords | Field | DocType |
real time,front end,chip,photon correlation spectroscopy,dynamic range,hardware accelerator,diffusion coefficient,field programmable gate arrays | Architecture,Dynamic range,Computer science,Communication channel,Field-programmable gate array,Real-time computing,Chip | Conference |
ISBN | Citations | PageRank |
0-7695-2978-X | 0 | 0.34 |
References | Authors | |
0 | 4 | |
Name | Order | Citations | PageRank |
|---|---|---|---|
| Christian Jakob | 1 | 0 | 0.34 |
| A. Th. Schwarzbacher | 2 | 0 | 1.01 |
| Bernhard Hoppe | 3 | 3 | 2.16 |
| R. Peters | 4 | 0 | 0.34 |