Name
Abstract | ||
|---|---|---|
In today's technologies, resistive shorting and open defectsare becoming more predominant. Conventional fault models,and tools based on these models are becoming inadequatein addressing these defects resulting from new failuremechanisms. In prior works i{DDT} testing techniques havebeen shown to detect resistive defects. However, in order toincorporate i{DDT} based methods into production test flows,it is necessary to develop a fault simulation strategy toenable ATPG and fault coverage to be determined. To ourknowledge, no practical technique exists to perform faultsimulation for i{DDT} based methods. At the heart of the difficultyof developing a fault simulation strategy is the analognature of the test observable. In this paper we investigate afault simulation model that partitions the task of simulatingthe CUT (chip under test) into linear and non-linear components.We also propose a path isolation strategy for core-logicas a means of reducing the computational complexityinvolved in deriving i{DDT} signals in the non-linear portion.More specifically an Impulse Response based method isderived to eliminate the need for transient simulations ofthe entire CUT. |
Year | DOI | Venue |
|---|---|---|
2004 | 10.1109/VTEST.2004.1299257 | vlsi test symposium |
Keywords | DocType | ISSN |
production test flow,afault simulation model,Fault Simulation Model,order toincorporate i,conventional fault model,fault simulation strategy toenable,fault simulation strategy,path isolation strategy,test observable,transient simulation,fault coverage | Conference | 1093-0167 |
ISBN | Citations | PageRank |
0-7695-2134-7 | 3 | 0.83 |
References | Authors | |
14 | 3 | |
Name | Order | Citations | PageRank |
|---|---|---|---|
| Abhishek Singh | 1 | 23 | 2.93 |
| Chintan Patel | 2 | 385 | 37.44 |
| Jim Plusquellic | 3 | 546 | 53.16 |