Name
Abstract | ||
|---|---|---|
When complex functions, for example, substitution boxes of block ciphers, are realized in hardware, timing attributes of the underlying combinational circuit depend on the input/output changes of the function. These characteristics can be exploited by the help of a relatively new scheme called fault sensitivity analysis. A collision timing attack which exploits the data-dependent timing characteristics of combinational circuits is demonstrated in this paper. The attack is based on an also recently published correlation collision attack, which avoids the need for a hypothetical timing model for the underlying combinational circuit to recover the secret materials. The target platforms of our proposed attack are 14 AES ASIC cores of the SASEBO LSI chips in three different process technologies, 13 nm, 90 nm, and 65 nm. Successfully breaking all cores including the DPA-protected and fault attack protected cores indicates the strength of the attack. |
Year | DOI | Venue |
|---|---|---|
2013 | 10.1109/TC.2012.154 | IEEE Trans. Computers |
Keywords | Field | DocType |
hypothetical timing model,timing attribute,collision timing,aes asic cores,proposed attack,collision timing attack,data-dependent timing characteristic,correlation collision attack,fault attack,fault sensitivity analysis,combinational circuit,underlying combinational circuit,aes,application specific integrated circuits,combinational circuits,asic,cryptography,timing attack,encryption,collision attack,correlation | Block cipher,Cryptography,Computer science,Parallel computing,Application-specific integrated circuit,Real-time computing,Combinational logic,Timing attack,Collision,Side channel attack,Collision attack,Embedded system | Journal |
Volume | Issue | ISSN |
62 | 9 | 0018-9340 |
Citations | PageRank | References |
10 | 0.57 | 27 |
Authors | ||
3 | ||
Name | Order | Citations | PageRank |
|---|---|---|---|
| Amir Moradi | 1 | 960 | 80.66 |
| Oliver Mischke | 2 | 204 | 11.53 |
| Christof Paar | 3 | 3794 | 442.62 |