Title
Reducing power in high-performance microprocessors
Abstract
Power consumption has become one of the biggest challenges in high-performance microprocessor design. The rapid increase in the complexity and speed of each new CPU generation is outstripping the benefits of voltage reduction and feature size scaling. Designers are thus continuously challenged to come up with innovative ways to reduce power, while trying to meet all the other constraints imposed on the design. This paper presents an overview of the issues related to power consumption in the context of Intel CPUs. The main trends that are driving the increased focus on design for low power are described. System and benchmarking issues, and sources of power consumption in a high-performance CPU are briefly described. Techniques that have been tried on real designs in the past are described. The role of CAD tools and their limitations in this domain will also be discussed. In addition, areas that need increased research focus in the future are also pointed out.
Year
DOI
Venue
1998
10.1145/277044.277227
DAC '98 Proceedings of the 35th annual Design Automation Conference
Keywords
Field
DocType
research focus,pla-style logic blocks,low power,programmable logic devices,cad tool,real design,high-performance microprocessors,intel cpus,high-performance microprocessor design,increased focus,power consumption,high-performance cpu,technology mapping,new cpu generation,geometry,design automation,programmable logic device,power generation,voltage,circuits,space technology,benchmarking
Voltage reduction,Permission,Space technology,Computer science,Electronic engineering,Electronic design automation,Energy consumption,Benchmarking,Electricity generation,Embedded system,Programmable logic device
Conference
ISBN
Citations 
PageRank 
0-89791-964-5
149
24.21
References 
Authors
4
6
Search Limit
100149
Name
Order
Citations
PageRank
Vivek Tiwari12971391.08
Deo Singh223539.51
Suresh Rajgopal316127.39
Gaurav Mehta417527.22
Rakesh Patel514924.21
Franklin Baez615225.02