Name
Abstract | ||
|---|---|---|
3D integration of ICs is an emerging technology where multiple silicon dies are stacked vertically. The manufacturing itself is based on wafer-to-wafer bonding, die-to-wafer bonding or die-to-die bonding. Wafer-to-wafer bonding has the lowest yield as a good die may be stacked against a bad die, resulting in a wasted good die. Thus the latter two options are preferred to keep yield high and manufacturing costs low. However, these methods require dies to be tested separately before they are stacked. A problem with testing dies separately is that the clock network of a prebond die may be incomplete before stacking. In this paper we present a solution to address this problem. The solution is based on on-die DLL implementations that are only activated during testing prebond unstacked dies to synchronize disconnected clock regions. A problem with using DLLs in testing is that they cannot be turned on or off within a single cycle. Since scan-based testing requires that test patterns be scanned in at a slow clock frequency before fast capture clocks are applied [1], on-product clock generation (OPCG) must be used. The proposed solution addresses the above problems. Furthermore, we show that a higher-speed DLL is better suited to not only high frequency system clocks, but lower power as well due to a smaller variable delay line. |
Year | DOI | Venue |
|---|---|---|
2012 | 10.1007/s10836-011-5262-3 | Design, Automation & Test in Europe Conference & Exhibition |
Keywords | DocType | Volume |
3D integrated circuit testing,Delay lock loops,Low power testing,On-product clock generation | Journal | 28 |
Issue | ISSN | ISBN |
1 | 1530-1591 | 978-1-61284-208-0 |
Citations | PageRank | References |
0 | 0.34 | 8 |
Authors | ||
2 | ||
Name | Order | Citations | PageRank |
|---|---|---|---|
| Michael Buttrick | 1 | 0 | 0.68 |
| Sandip Kundu | 2 | 1103 | 137.18 |