Name
Title | ||
|---|---|---|
SACTA: a self-adjusting clock tree architecture for adapting to thermal-induced delay variation |
Abstract | ||
|---|---|---|
Aggressive technology scaling down and low-power design techniques lead to uneven distributed power density, which translates into heat flow in the chips, causing significant temperature variations in both spatial and temporal terms. In order to mitigate the negative impacts of temperature variations on circuit timing, we propose SACTA, a self-adjusting clock tree architecture, which performs temperature-dependent dynamic clock skew scheduling to prevent timing violations in a pipelined circuit. The dynamic and adaptive features of SACTA are enabled by our proposed automatic temperature-adjustable skew buffers and temperature-insensitive skew buffers. These special delay elements are carefully tuned to ensure resilience of the entire circuit against temperature variation. To determine their configurations, we proposed an efficient and general clock tree design and optimization framework. Furthermore, we show that SACTA is applicable across a wide spectrum of circuits, including multi-Vdd/Vth designs. Experimental results show that a pipeline supported by SACTA is able to prevent thermal-induced timing violations within a significantly larger range of operating temperatures (on average, the violation-free range can be enhanced by over 15 °C). |
Year | DOI | Venue |
|---|---|---|
2010 | 10.1109/TVLSI.2009.2023992 | IEEE Trans. VLSI Syst. |
Keywords | Field | DocType |
temperature-dependent dynamic clock skew,general clock tree design,significant temperature variation,temperature-insensitive skew buffer,pipelined circuit,entire circuit,circuit timing,proposed automatic temperature-adjustable skew,self-adjusting clock tree architecture,temperature variation,thermal-induced delay variation,heat flow,power density,clock skew,design automation,low power electronics,spectrum,heat transfer,registers,pipelines,logic gates,optimization,chip | Timing failure,Logic gate,Computer science,Electronic engineering,Real-time computing,Clock skew,Static timing analysis,Skew,Digital clock manager,Electronic circuit,Low-power electronics | Journal |
Volume | Issue | ISSN |
18 | 9 | 1063-8210 |
Citations | PageRank | References |
4 | 0.47 | 16 |
Authors | ||
4 | ||
Name | Order | Citations | PageRank |
|---|---|---|---|
| Jieyi Long | 1 | 129 | 8.98 |
| Ja Chun Ku | 2 | 59 | 6.26 |
| Seda Öǧrenci Memik | 3 | 488 | 42.57 |
| Yehea Ismail | 4 | 199 | 31.36 |