Name
Title | ||
|---|---|---|
Variability-driven module selection with joint design time optimization and post-silicon tuning |
Abstract | ||
|---|---|---|
Increasing delay and power variation are significant challenges to the designers as technology scales to the deep sub-micron (DSM) regime. Traditional module selection techniques in high level synthesis use worst case delay/power information to perform the optimization, and therefore may be too pessimistic such that extra resources are used to guarantee design requirements. Parametric yield, which is defined as the probability of the synthesized hardware meeting the performance/power constraints, can be used to guide design space exploration. The parametric yield can be effectively improved by combining both design-time variation-aware optimization and post silicon tuning techniques (such as adaptive body biasing (ABB)). In this paper, we propose a module selection algorithm that combines design-time optimization with post-silicon tuning (using ABB) to maximize design yield. A variation-aware module selection algorithm based on efficient performance and power yield gradient computation is developed. The post silicon optimization is formulated as an efficient sequential conic program to determine the optimal body bias distribution, which in turn affects design-time module selection. The experiment results show that significant yield can be achieved compared to traditional worst-case driven module selection technique. To the best of our knowledge, this is the first variability-driven high level synthesis technique that considers post-silicon tuning during design time optimization.
|
Year | DOI | Venue |
|---|---|---|
2008 | 10.1109/ASPDAC.2008.4483963 | ASP-DAC |
Keywords | Field | DocType |
variability-driven module selection,post-silicon tuning,parametric yield,joint design time optimization,design-time module selection,power yield gradient computation,design time optimization,design-time variation-aware optimization,post silicon optimization,design-time optimization,design yield,module selection algorithm,algorithm design and analysis,high level synthesis,integrated circuit design,fabrication,design optimization,silicon,transistors,space exploration,hardware | Algorithm design,Computer science,High-level synthesis,Selection algorithm,Real-time computing,Electronic engineering,Integrated circuit design,Parametric statistics,Transistor,Design space exploration,Computation | Conference |
ISSN | ISBN | Citations |
2153-6961 | 978-1-4244-1922-7 | 28 |
PageRank | References | Authors |
1.00 | 23 | 3 |
Name | Order | Citations | PageRank |
|---|---|---|---|
| Feng Wang | 1 | 127 | 7.24 |
| Xiaoxia Wu | 2 | 535 | 38.61 |
| Yuan Xie | 3 | 6430 | 407.00 |