Name
Abstract | ||
|---|---|---|
In this paper, we examine the impact of using the hierarchy of the design and multiple delay models defined at different abstraction levels to speed up the timing performance evaluation of VLSI circuits. The algorithms implemented in the Dynamic and Hierarchical Timing Analysis (DHTA) tool are described. DHTA rapidly identifies the critical portions of the circuit at high hierarchical levels with rough delay models. These portions are then successively studied at more detailed levels for maximal accuracy. The effects on processing time of exploiting the design hierarchy and using several delay models are characterized. The implementation of DHTA demonstrates experimentally the benefits of using a mixed-mode approach for timing analysis. We show that considering all available hierarchical levels may degrade the computing time and heuristics are proposed to select the hierarchical levels which generally lead to a speed-up |
Year | DOI | Venue |
|---|---|---|
1996 | 10.1109/43.486669 | IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems |
Keywords | DocType | Volume |
timing analysis speed-up,processing time,multimode approach,computing time,timing analysis,delay model,available hierarchical level,multiple delay model,hierarchical level,high hierarchical level,design hierarchy,rough delay model | Journal | 15 |
Issue | ISSN | Citations |
2 | 0278-0070 | 2 |
PageRank | References | Authors |
0.41 | 9 | 3 |
Name | Order | Citations | PageRank |
|---|---|---|---|
| Y. Blaquiere | 1 | 2 | 0.75 |
| M. Dagenais | 2 | 2 | 0.41 |
| Y. Savaria | 3 | 119 | 26.71 |