Name
Abstract | ||
|---|---|---|
Multi-Processor System-on-Chips (MPSoCs) exploit task-level parallelism to achieve high computation throughput, but concurrent memory accesses from multiple PEs may cause memory bottleneck. Therefore, to maximize system performance, it is important to simultaneously consider the PE and on-chip memory architecture design. However, in a traditional MPSoC design flow, PE allocation and on-chip memory allocation are often considered independently. To tackle this problem, we propose the first PE and Memory Co-synthesis (PM-COSYN) framework for MPSoCs. One critical issue in such a memory-aware MPSoC design is how to utilize the available die area to achieve a balanced design between memory and computation subsystems. Therefore, the goal of PM-COSYN is to allocate PE and on-chip memory for MPSoCs with Network-on-Chip (NoC) architecture such that system performance is maximized and the area constraint is met. The experimental results show that, PM-COSYN can synthesize NoC resource allocation according to the needs of the target task set. When comparing to a Simulated-Annealing method, PM-COSYN generates a comparable solution with much shorter CPU time. |
Year | DOI | Venue |
|---|---|---|
2010 | 10.1109/DATE.2010.5457064 | DATE |
Keywords | Field | DocType |
network synthesis,parallel processing,memory bottleneck,mpsoc,processing element allocation,balanced design,system performance,resource allocation,task-level parallelism,pe allocation,noc resource allocation,multiprocessing systems,memory-aware mpsoc design,memory co-synthesis,memory architecture,network-on-chip architecture,on-chip memory allocation,traditional mpsoc design flow,concurrent memory access,on-chip memory architecture design,pm-cosyn,multiprocessor system-on-chip design,network-on-chip,on-chip memory,throughput,system on a chip,ontology,network on a chip,concurrent computing,computer architecture,simulated annealing,memory allocation,network on chip,design flow,resource management,chip | Uniform memory access,CPU time,Computer science,Parallel computing,Network on a chip,Real-time computing,Memory management,Resource allocation,Flat memory model,MPSoC,Memory architecture | Conference |
ISSN | ISBN | Citations |
1530-1591 | 978-1-4244-7054-9 | 1 |
PageRank | References | Authors |
0.38 | 18 | 3 |
Name | Order | Citations | PageRank |
|---|---|---|---|
| Yi-Jung Chen | 1 | 48 | 6.77 |
| Chia-Lin Yang | 2 | 1033 | 76.39 |
| Po-Han Wang | 3 | 44 | 3.04 |