Name
Abstract | ||
|---|---|---|
Scaling in deep submicron era comes with additional baggage of increased interconnect impact on performance. With decreasing device sizes, interconnects start playing a dominant role in determining over all performance fall through that it is hard to ignore their role. Interconnects could take away performance as high as 50% from raw transistor. In this paper, we present a detailed study to establish performance sensitivities to each of the interconnect parasitic components on the standard cell libraries. The sensitivity results are then used to optimize cell layouts. Improvements on some of the library cells are demonstrated using this approach |
Year | DOI | Venue |
|---|---|---|
2006 | 10.1109/APCCAS.2006.342397 | APCCAS |
Keywords | Field | DocType |
integrated circuit interconnections,standard cell library,cmos logic circuits,cellular arrays,interconnect parasitic components,sensitivity analysis | Cmos logic circuits,Interconnect bottleneck,Computer science,Electronic engineering,Standard cell,Interconnection,Transistor,Electrical engineering,Parasitic extraction,Scaling | Conference |
ISBN | Citations | PageRank |
1-4244-0387-1 | 2 | 0.51 |
References | Authors | |
4 | 4 | |
Name | Order | Citations | PageRank |
|---|---|---|---|
| Dharin Shah | 1 | 2 | 0.51 |
| Kothamasu Siva | 2 | 2 | 0.51 |
| G. Girishankar | 3 | 2 | 1.18 |
| N. S. Nagaraj | 4 | 86 | 17.37 |